

08/771,700

HARI-0600

(1 of 6)




FIG. 1A




FIG. 1B

37




FIG. 2




FIG. 3A




FIG. 3B

08/771,708

HARI-0600

(3 of 6)





FIG - 4

08/771,708

HARI-0600

(4 of 6)



SECTOR PARTITION

FIG-5

08/771,708

HARI-0600

(5 of 6)




FIG. 6




FIG. 7

08/771,708

HARI-0600

(6 of 6)




FIG - 8

6/22




FIG. 9




FIG. 10




FIG. 11

7/22





FIG. 12.

8/22



9/22




FIG. 14.




FIG. 15A





FIG. 16A




FIG. 16B

11/22




FIG. 17A

12/22




FIG. 17B

13/22




FIG. 17C




FIG. 18

14/22




FIG. 19

15/22




FIG. 12A 20A




FIG. 13A 21A

16/22




FIG. 21B






FIG. 21C

17/22

FIG. ~~120B~~ 20BFIG. ~~120D~~ 21D





FIG. 22.

19/22



PROGRAM ALGORITHM

FIG. 23

20/22




FIG. 16. 24

21/22

08/77170 8




FIG. 25

22/22

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

~~TABLE 2~~ FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
unselected control gate	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
unselected bit line	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

 $V_{SS}=0V$, $V_{REF}=1.5V$, $\delta V=0.5V - 1V$ ~~TABLE 2~~ FIG. 27